ششمین همایش بین المللی افق های نوین در مهندسی برق، کامییوتر و مکانیک

6<sup>th</sup> International Conference on the New Horizons in Electrical Engineering, Computer and Mechanical

www.mhconf.ir

# Simulation of Novel 15-Level Cascaded Inverters Using Proposed RSPWM Technique for Connecting to the Grid

Samira Sadeghi<sup>1</sup>, Mahsa Razlansari<sup>2</sup>, Ali Hesami Naghshbandy<sup>3</sup>, & Rahmatollah Mirzaei<sup>4</sup> Department of Electrical Engineering, Faculty of Engineering University of Kurdistan Sanandaj, Iran

<sup>1</sup>samira.sadeghi@uok.ac.ir, <sup>2</sup>mahsa.rzlansari.93@gmail.com, <sup>3</sup>hesami@uok.ac.ir, & <sup>4</sup>r.mirzaei@uok.ac.ir

*Abstract*— Inverter is one of the most important parts in a grid-connected single-phase photovoltaic system. In this paper, two new cascaded inverters which are used for the grid-connected systems have been introduced and simulated. These proposed inverters are two new inverters, which each one has two cascaded full-bridges inverter. These structures, because of the different input voltage in each of the full-bridges, are called asymmetric cascaded inverters. In these Inverters, the changes have been created in one of the full-bridges that lead to the difference between two full-bridges from each other. Changing in one of the full-bridges and the feature of the asymmetry are leading to increase the number of voltage levels at the inverter output. Also, for controlling the proposed Inverters, reverse sinusoidal pulse width modulation (RSPWM) technique is used. Finally, in these two proposed topologies, the quality of output voltage waveform is improved, and voltage harmonics and total harmonic distortion (THD) are reduced. In this article, some features of these two new converters and comparison of them with each other are given. PSCAD software is used for simulation of these converters.

Keywords- Multilevel inverters, Cascaded full bridge inverter, Output voltage quality, Total harmonic distortion (THD)

ششمین همایش بین المللی افق های نوین در مهندسی برق، کامپیوتر و مکانیک

6<sup>th</sup> International Conference on the New Horizons in Electrical Engineering, Computer and Mechanical

## www.mhconf.ir

### 1. Introduction

The increasing energy consumption, costs of the fossil fuels and being non-renewable have caused a fast and big development in renewable systems. One of these power generation systems is photovoltaic (PV) systems. The produced energy from PV systems can be delivered to the power grid system by connecting inverter to the grid. An inverter connected to single phase grid is usually applied for household or low power application, which the power range is less than 10Kw [1]. A lot of types of inverters that connected to single phase grid has examined in several literature [2]. Full bridge three-level inverter topology is more popular than others, but three-level inverters due to their more switching numbers, increase the acoustic noise, switching losses, and electromagnetic interference (EMI). Voltage harmonics, the size of used filter and generated EMI are reduced by increasing the number of output voltage levels [3]. The new multilevel topologies have approximately sinusoidal output voltage waveforms and output current with less distortion [3] and [4].

In recent years, different topologies of the multilevel inverters have suggested. The most common topology are diode clamped inverter [5], inverters having floating capacitor [6], inverters with cascaded H bridges [7] and [8], and multilevel inverters having improved H bridge [9]. In some new topologies, transformer is eliminated from the PV converter structure. In fact, passive elements that applied in output filter are employed for eliminating harmonics, and they are actually the massive components of circuit. Therefore, by decreasing the size of filter, it is possible to reduce the weight and cost and consequently increasing the efficiency. Multilevel converters have been studied for many years, and perform much better than two-level and three-level popular converters [10]. The proposed topology in [11] includes two asymmetric cascaded full bridges. In this topology, two different DC voltage sources supply the voltage for each full bridge. By a proper control of the ratio between two voltages, various sets of output levels can be obtained. If the voltage of the layer with higher DC voltage, nine levels of output voltage will be generated. Two extra low power switches, and a switching service including a switch and a diode bridge are adopted in final topology in order to reduce the ground leakage current. The proposed inverter in [12] has been used in a PV system connected to grid, in which a boost DC-DC converter is included in order to enhance the output voltage of inverter V<sub>in</sub> such that it is more than  $\sqrt{2}$  times of grid voltage V<sub>grid</sub> to guarantee the power flow of PV arrays into grid.

In this paper, a cascaded inverter consisted of two full bridges is introduced and simulated in second part. In third part, by developing the changes in one of the bridges of available cascaded inverter, two new inverters are proposed. In fourth part, the simulation results of the inverters are shown. Finally the conclusions of this paper are presented in fifth part.

### 2. Cascaded inverter with two full bridges

#### 2.1. Nine-level cascaded inverter

The proposed inverter in [13] includes two full bridges, which are connected together in cascaded form. That is why, it is named two-layer inverter. The topology of this inverter is illustrated in Figure 1, which one of the bridges (the layer with voltage  $V_{dc1}$ ) has a power supply voltage  $V_{dc1}=300v$ , and the other bridge voltage is considered as  $V_{dc2}$ . Thus, the voltages of these layer are different, if  $V_{dc2} = \frac{1}{3}V_{dc1}$ , the inverter will finally generate nine levels of voltage, and it is named a nine-level asymmetric cascaded inverter. If  $V_{dc2} = \frac{1}{2}V_{dc1}$ , the inverter will finally generate seven levels of voltage, and it have more output voltage than the previous mode. If the voltage of two layers be equal, the inverter possesses five levels of voltage, and for this case, inverter is named a symmetrical inverter with having more output voltage than two previous modes.

The cascaded inverters topology with two asymmetric bridges is shown in Figure 1, where  $V_{dc2} = \frac{1}{3}V_{dc1}$ , actually, power supply voltage of this layer is considered equal to 100v. Output voltage of these layers is considered as low voltage (LV) and high voltage (HV), and the total voltage of these two layers is expressed with  $V_{in}$ , and the number of output levels are determined here.

ششمین همایش بینالمللی افق های نویـن در دسی برق، کامپیوتے و مکانیک

6<sup>th</sup> International Conference on the New Horizons in Electrical Engineering, Computer and Mechanical

www.mhconf.ir



Figure 1. Cascaded inverter topology with two asymmetric layers

### 2.2. Revers sinusoidal pulse width modulation technique

For control of this inverter, a new revers sinusoidal pulse width modulation (RSPWM) control technique is adopted to produce switching signals related to switches of this inverter [9]. In RSPWM technique, where the base sinusoidal signal is larger than the triangular signal, pulses with magnitude of one are produced, and where the base signal is less than the triangular signal, zero pulses are produced. To generate a voltage with nine levels in output, four equal sinusoidal reference or base signals should be compared with a triangular carrier signal. So that each reference signal has a displacement value relative to the other, and this displacement (distance) is equal to the size of the carrier wave signal. In addition, the carrier signal frequency must be multiple of the reference signal frequency. In Table 1, levels of the output voltage, turned on and off switches according to each level of voltage are defined.

level	$\mathbf{V}_{\mathbf{inv}}$	S <sub>1</sub>	$S_2$	<b>S</b> <sub>3</sub>	<b>S</b> <sub>4</sub>	<b>S</b> <sub>5</sub>	<b>S</b> <sub>6</sub>	<b>S</b> <sub>7</sub>	S <sub>8</sub>
L <sub>1</sub>	$V_{dc1} + V_{dc2}$	on	off	off	on	on	off	off	on
$L_2$	$V_{dc1}$	on	off	off	on	off	on	off	on
$L_3$	$V_{dc1} - V_{dc2}$	on	off	off	on	off	on	on	off
$L_4$	$V_{dc2}$	off	on	off	on	on	off	off	on
$L_5$	0	off	on	off	on	off	on	off	on
$L_6$	$-V_{dc2}$	off	on	off	on	off	on	on	off
$L_7$	$-V_{dc1} + V_{dc2}$	off	on	on	off	off	off	off	off
L <sub>8</sub>	$-V_{dc1}$	off	on	on	off	off	on	off	on
L <sub>9</sub>	$-V_{dc1} - V_{dc2}$	off	on	on	off	off	on	on	off

Table 1. Produced levels of the nine-level inverter and turned on and off switch in each level

Figure 2 illustrates the produced switching signals by RSPWM technique in one period for the carrier signal frequency, which is 20 times of the reference signal frequency, where the reference signal frequency is considered equal to 60Hz. For zero voltage level, two switching modes are happened, but in order to reduce the number of switching and losses, just one mode for zero voltage level is considered.

ششمین همایش بین المللی افق های نویان در مهندسی برق، کامپیوتر و مکانیک

6<sup>th</sup> International Conference on the New Horizons in Electrical Engineering, Computer and Mechanical

www.mhconf.ir



Figure 2. Produced switching signals by RSPWM technique in one period

### 3. The topology of the proposed cascaded inverter

In this section, two different cascaded inverters are proposed. While both of them contain two asymmetric full bridges, a special different algorithm is used for switching each inverter. The topologies of corresponding to these two inverters are represented in Figure 3. Moreover, both inverters are connected to grid without any transformer. The difference in the appearance of these topologies is related to the auxiliary switch, that in Figure r, the auxiliary switch is used in the low voltage layer, which causes half of  $V_{dc2}$  in this layer. In Figure 3b, the auxiliary switch is adopted in the high voltage layer to create the half of the voltage  $V_{dc1}$ .  $V_{dc1}$  is different in these two converters as well as and  $V_{dc2}$ . In both converters, the value of  $V_{dc2}$  is less than  $V_{dc1}$ . In the inverter of Figure3a, the voltage  $V_{dc2}$  has been considered equal to  $\frac{2}{5} V_{dc1}$  and in the inverter of Figure3b, the voltage  $V_{dc2}$  has been considered equal to  $\frac{1}{5} V_{dc1}$  and in inverter output.

# ششمین همایش بین المللی افق های نویـن در مهندسی برق، کامپیوتـر و مکانیک

6<sup>th</sup> International Conference on the New Horizons in Electrical Engineering, Computer and Mechanical

www.mhconf.ir



Figure 3. (a) Inverter with auxiliary switch in low voltage layer; (b) Inverter with auxiliary switch in high voltage layer

In both inverters, the switches  $S_1$  to  $S_8$  are related to two full bridges, and  $S_9$  is the mentioned auxiliary switch. The main advantage of the auxiliary switch is that it causes the number of levels of a full bridge to be increased from three levels to five levels. Thus, these two layers finally develop 15 levels of voltage in the output of the cascaded inverter.

In the proposed inverters,  $V_{dc1} + V_{dc2} = 400v$ . Although  $V_{dc1}$  and  $V_{dc2}$  of the inverter of Figure 3a are different from  $V_{dc1}$  and  $V_{dc2}$  of the inverter of Figure 3b, levels of output voltage for both of these two inverters are exactly equal. The generated levels from the inverter of Figure 3a are as follow:

The layer with auxiliary switch shown in (1):  

$$-V_{dc2}$$
,  $-V_{dc2}/2$ , 0,  $V_{dc2}/2$ ,  $V_{dc2}$  (1)

The layer without the auxiliary shown in (2):  

$$-V_{dc1}$$
, 0,  $V_{dc1}$  (2)

where 
$$V_{dc1}$$
 and  $V_{dc2}$  are as follows:  
5 5 (3)

$$V_{dc1} = \frac{1}{7}(V_{dc1} + V_{dc2}) = \frac{1}{7}400v = 285.7143v$$

$$V_{dc2} = \frac{2}{7} (V_{dc1} + V_{dc2}) = \frac{2}{7} 400v = 114.2857v$$
<sup>(4)</sup>

The generated levels of output voltage from the inverter of Figure "b are as follow:

The layer with auxiliary switch shown in (5):  

$$-V_{dc1}$$
,  $-V_{dc1}/2$ , 0,  $V_{dc1}/2$ ,  $V_{dc1}$  (5)

The layer without the auxiliary shown in (6): -V = 0 V

$$-V_{dc2}, \qquad 0, \qquad V_{dc2} \tag{6}$$

where  $V_{dc1}$  and  $V_{dc2}$  are as follows:

$$V_{dc1} = \frac{6}{7}(V_{dc1} + V_{dc2}) = \frac{6}{7}400v = 342.8571v$$
<sup>(7)</sup>

$$V_{dc2} = \frac{1}{7}(V_{dc1} + V_{dc2}) = \frac{1}{7}400v = 57.1429v$$
(8)

# ششمین همایش بین المللی افق های نویین در مهندسی برق، کامپیوتر و مکانیک

6<sup>th</sup> International Conference on the New Horizons in Electrical Engineering, Computer and Mechanical

### www.mhconf.ir

In RSPWM technique for both of these two inverters, because of generating 15 levels of voltage in output, seven reference sinusoidal signals with a frequency 60Hz and a triangular carrier signal with a multiple times of the frequency 60Hz must be employed to produce RSPWM switching signals for all switches of inverters, which is illustrated in Figure 4. It is necessary to mention the displacement between reference signals is equal to peak to peak of carrier signal. In Figure 4, carrier signal frequency is considered 20 times of reference signal frequency.



Figure 4. Comparing 7 sinusoidal reference signals and a triangular carrier signal in RSPWM technique for 15-level inverters.

#### 4. Simulation results

These inverters are simulated by PSCAD/EMTDC software. In all simulations, the grid voltage is considered as 220v, the reference frequency is 60Hz and the carrier signal frequency (switching frequency) is 9kHz. Because of the difference in the location of auxiliary switch in two proposed inverters, the produced switching signals for these two inverters are also different, but due to equal number of levels, ultimately, both converters produce 15 levels of voltages. Compared with a nine-level inverter, the number of levels has increased, and waveform has approached to sinusoidal waveform. Figure 5a shows nine-level voltage of cascaded inverter without auxiliary switch, and Figure 5b shows the grid current of nine-level inverter.

Table 2 shows how to turn switches of the inverter of Figure 3a on and off at each voltage level, Table 3 shows how to turn switches of the inverter of Figure 3b on and off at each voltage level. It can be seen switching algorithms of these two converters are different, but output voltages of them are approximately similar. In Figure 6, output voltages of these two inverters are shown, As the number of output voltage levels in inverters with auxiliary switch have increased, therefore output voltage waveform is closer to sinusoidal wave. The grid voltage  $(220\sqrt{2}\nu)$  for these three inverters is shown in Figure 7.

level	$V_{inv}$	$S_1$	$S_2$	$S_3$	<b>S</b> <sub>4</sub>	<b>S</b> <sub>5</sub>	$S_6$	$S_7$	$S_8$	S <sub>9</sub>
L <sub>1</sub>	$V_{dc1} + V_{dc2}$	on	off	off	on	on	off	off	on	off
$L_2$	$V_{dc1} + V_{dc2}/2$	on	off	off	on	off	off	off	on	on
$L_3$	V <sub>dc1</sub>	on	off	off	on	off	on	off	on	off
$L_4$	$V_{dc1} - V_{dc2}/2$	on	off	off	on	off	off	on	off	on
$L_5$	$V_{dc1} - V_{dc2}$	on	off	off	on	off	on	on	off	off
$L_6$	V <sub>dc2</sub>	off	on	off	on	on	off	off	on	off
$L_7$	$V_{dc2}/2$	off	on	off	on	off	off	off	on	on
$L_8$	0	off	on	off	on	off	on	off	on	off
L9	$-V_{dc2}/2$	off	on	off	on	off	off	on	off	on
L <sub>10</sub>	$-V_{dc2}$	off	on	off	on	off	on	on	off	off
L <sub>11</sub>	$-V_{dc1} + V_{dc2}$	off	on	on	off	on	off	off	on	off
L <sub>12</sub>	$-V_{dc1}+V_{dc2}/2$	off	on	on	off	off	off	off	on	on
L <sub>13</sub>	$-V_{dc1}$	off	on	on	off	off	on	off	on	off
L <sub>14</sub>	$-V_{dc1}-V_{dc2}/2$	off	on	on	off	off	off	on	off	on
L <sub>15</sub>	$-V_{dc1} - V_{dc2}$	off	on	on	off	off	on	on	off	off

Table 2. The generated levels by inverter and turned on and off switches in each level of inverter figure 3a.

# ششمین همایش بین المللی افق های نوین در مهندسی برق، کامپیوتر و مکانیک

6<sup>th</sup> International Conference on the New Horizons in Electrical Engineering, Computer and Mechanical

0.10

level	V <sub>inv</sub>	S <sub>1</sub>	<b>S</b> <sub>2</sub>	<b>S</b> <sub>3</sub>	<b>S</b> <sub>4</sub>	S <sub>5</sub>	<b>S</b> <sub>6</sub>	<b>S</b> <sub>7</sub>	S <sub>8</sub>	<b>S</b> <sub>9</sub>
L <sub>1</sub>	$V_{dc1} + V_{dc2}$	on	off	off	on	on	off	off	on	off
$L_2$	V <sub>dc1</sub>	on	off	off	on	off	on	off	on	off
$L_3$	$V_{dc1} - V_{dc2}$	on	off	off	on	off	on	on	off	off
$L_4$	$V_{dc1}/2 + V_{dc2}$	off	off	off	on	off	off	off	off	on
$L_5$	$V_{dc1}/2$	off	off	off	on	off	on	off	on	on
$L_6$	$V_{dc1}/2 - V_{dc2}$	off	off	off	on	off	on	on	off	on
$L_7$	V <sub>dc2</sub>	off	on	off	on	off	off	off	off	off
$L_8$	0	off	on	off	on	off	on	off	on	off
L9	$-V_{dc2}$	off	on	off	on	off	on	on	off	off
L <sub>10</sub>	$-V_{dc1}/2 + V_{dc2}$	off	off	on	off	off	off	off	off	on
L <sub>11</sub>	$-V_{dc1}/2$	off	off	on	off	off	on	off	on	on
L <sub>12</sub>	$-V_{dc1}/2 - V_{dc2}$	off	off	on	off	off	on	on	off	on
L <sub>13</sub>	$-V_{dc1} + V_{dc2}$	off	on	on	off	off	off	off	off	off
L <sub>14</sub>	$-V_{dc1}$	off	on	on	off	off	on	off	on	off
L <sub>15</sub>	$-V_{dc1} - V_{dc2}$	off	on	on	off	off	on	on	off	off

Table 3. The generated levels by inverter and turned on and off switches in each level of inverter figure 3b.



Figure 5. (a) Output voltage of nine-level inverter; (b) Grid current



Figure 6. (a) Output voltage of 15-level inverter topology of Figure 3a; (b) Output voltage of 15-level inverter topology of Figure 3b.

To explain the operation of these two proposed 15-level inverters, as an example, the level 4 for both inverters is analysed.

In the inverter of Figure 3a, the level 4 in Table 2 is  $V_{dc1} - V_{dc2}/2$ , according to half of input voltage generated in second layer, the auxiliary switch is used in second layer (low voltage). For this inverter,  $V_{dc1} = 285.7143v$ , and  $V_{dc2} = 114.2857v$ . Concerning the equation of the level 4, the voltage in this level is given as:

$$V_{dc1} - V_{dc2}/2 = 285.7143 - 57.1429 = 228.5714\nu$$
<sup>(9)</sup>

In the inverter of Figure 3b, according to Table 3, the level 4 is  $V_{dc1}/2 + V_{dc2}$ , according to half of input voltage generated in first layer, the auxiliary switch is used in first layer (high voltage). For this inverter,  $V_{dc1} =$ 

### www.mhconf.ir

6<sup>th</sup> International Conference on the New Horizons in Electrical Engineering, Computer and Mechanical

(10)

ششمین همایش بینالمللی افق های نویـن در مهندسـ روز، کامىبوتـر و مکانیک

www.mhconf.ir

342.8571v, and  $V_{dc2} = 57.1429v$ , and concerning the equation of the level 4, the voltage in this level is given as:

$$V_{dc1}/2 + V_{dc2} = 171.4285 + 57.1429 = 228.5714v$$

Concerning to the voltage which is obtained from level 4 in 15-level inverters, it is resulted that equations corresponding to each level in both inverters are different, but the voltage of this level in both of inverters are equal. The voltage of other levels can be given by Table 2 and Table 3. It can be shown that the voltages of other levels are equal too. Different location of auxiliary switch in these two inverters causes the equation of each level in the inverters to be different, and two inverters create the different total harmonic distortions, different voltage harmonics, different output powers, and different efficiencies.

The value of voltage harmonics (the total input voltage to each three inverters is 400v, which means  $V_{dc1} + V_{dc2} = 400v$ ) of nine-level inverter and two proposed 15-level inverters up to harmonic of 63th-order have shown in Fig 8 and Figure 9.



Figure 8 represents harmonics of output voltage of 9-level inverter, as can be seen, main harmonic value is 349.828v, which embraces 87.46 percent of harmonics. Figure 9a indicates output voltage harmonics of 15-level inverter related to Figure 3a, here, it can be seen that the value of main harmonic is 370.484v, which encompasses 92.62 percent of harmonics. Figure 9b demonstrates output voltage harmonics of 15-level inverter related to Figure 3b, as can be seen, the value of main harmonic is 370.453v, which includes 92.61 percent of harmonics. From the figures, it can be seen that the value of main harmonic of 15-level inverter sis more than 9-level inverter, and main harmonic of 15-level inverter shown in Figure 3a is more than the inverter shown in Figure 3b. When the auxiliary switch is placed in the high voltage layer, losses increase, and output power also decreases.

By increasing the carrier frequency, the lower order harmonics will be reduced, in fact, harmonics move to higher orders, but switching losses increase, which results lower output power and efficiency.



Figure 8. Value of voltage total harmonic distortion in nine-level inverter



Figure 9. Value of harmonics and voltage total harmonic distortion of two proposed 15-level inverters: (a) inverter Figure 3a; (b) inverter Figure 3b

Another issue which is shown in this paper and in these inverters is that the employed filter in output of ninelevel inverter is greater than the employed filter in 15-level inverters [14]. In other words, 15-level inverter compared to nine-level inverter needs a smaller filter. The value of capacitor and inductor adopted in the filter of nine-level inverter are  $25\mu f$  and 7mH respectively, and the value of capacitor and inductor adopted in the filter of both proposed 15-level inverters are  $1\mu f$  and 5mH respectively.

In the desired photovoltaic system in this paper, by adopting the inverter described, the transformer which is an expensive and heavy component, has been deleted, that saves both economic costs and less space.

The reverse sinusoidal pulse width modulation technique (RSPWM), despite the advantages such as smaller filters, removing low order harmonics, has disadvantages such as increasing switching losses and begetting acoustic noise. Floating capacitor used in DC-link must contain suitable capacity, because high-capacity capacitors are not affordable, and low-capacity capacitors have adverse effects on the output waveform of inverter and the grid current.

ششمین همایش بینالمللی افق های نویـن در مهندسی برق، کامپیوتر و مکانیک

6th International Conference on the New Horizons in Electrical Engineering, Computer and Mechanical

### www.mhconf.ir

### 5. Conclusion

RSPWM technique is used for all inverters to generate switching signals, which decreases voltage harmonics, and distortion according to approximately sinusoidal waveform in output of inverter. Having an auxiliary switch in the circuit of the proposed inverters in this paper, the numbers of levels from nine levels to 15 levels are increased. By developing more sinusoidal waveform, less harmonics, and less distortions of harmonic are obtained. Moreover, a smaller filter is employed in output of proposed inverters. Finally, it must be said that the inverter with auxiliary switch in low voltage layer compared to the inverter with auxiliary switch in high voltage layer has a less voltage distortion.

### Refrences

- N. Jain and S. Kumar, "SINGLE-PHASE GRID-CONNECTED INVERTERS FOR PHOTOVOLTAIC MODULES: A CRITICAL [1] REVIEW," Int. J. Tech. Res. Sci., vol. 05, no. 05, 2020, doi: 10.30780/ijtrs.v05.i05.001.
- [2] N. Prabaharan and K. Palanisamy, "A Single Phase Grid Connected Hybrid Multilevel Inverter for Interfacing Photo-voltaic System," in Energy Procedia, 2016, vol. 103, doi: 10.1016/j.egypro.2016.11.281.
- I. H. Shanono, N. R. H. Abdullah, and A. Muhammad, "A survey of multilevel voltage source inverter topologies, controls and [3] applications," International Journal of Power Electronics and Drive Systems, vol. 9, no. 3. 2018, doi: 10.11591/ijpeds.v9n3.pp1186-1201.
- [4] M. Elkayam and A. Kuperman, "Optimized Design of Multiresonant AC Current Regulators for Single-Phase Grid-Connected Photovoltaic Inverters," IEEE J. Photovoltaics, vol. 9, no. 6, 2019, doi: 10.1109/JPHOTOV.2019.2937386.
- E. Ozdemir, S. Ozdemir, and L. M. Tolbert, "Fundamental-frequency-modulated six-level diode-clamped multilevel inverter for [5] three-phase stand-alone photovoltaic system," *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, 2009, doi: 10.1109/TIE.2008.928096. P. Lezana, R. Aguilera, and D. E. Quevedo, "Model predictive control of an asymmetric flying capacitor converter," *IEEE Trans.*
- [6] Ind. Electron., vol. 56, no. 6, 2009, doi: 10.1109/TIE.2008.2007545.
- B. Xiao, L. Hang, J. Mei, C. Riley, L. M. Tolbert, and B. Ozpineci, "Modular Cascaded H-Bridge Multilevel PV Inverter with [7] Distributed MPPT for Grid-Connected Applications," IEEE Trans. Ind. Appl., vol. 51, no. 2, 2015, doi: 10.1109/TIA.2014.2354396.
- [8] S. Vazquez, J. I. Leon, L. G. Franquelo, J. J. Padilla, and J. M. Carrasco, "DC-voltage-ratio control strategy for multilevel cascaded converters fed with a single DC source," IEEE Trans. Ind. Electron., vol. 56, no. 7, 2009, doi: 10.1109/TIE.2009.2017549.
- [9] L. He and C. Cheng, "A Bridge Modular Switched-Capacitor-Based Multilevel Inverter with Optimized SPWM Control Method and Enhanced Power-Decoupling Ability," IEEE Trans. Ind. Electron., vol. 65, no. 8, 2018, doi: 10.1109/TIE.2017.2784375.
- [10] K. Wang, R. Zhu, C. Wei, F. Liu, X. Wu, and M. Liserre, "Cascaded multilevel converter topology for large-scale photovoltaic system with balanced operation," IEEE Trans. Ind. Electron., vol. 66, no. 10, 2019, doi: 10.1109/TIE.2018.2885739.
- R. Mo, H. Li, and Y. Shi, "A Phase-Shifted Square Wave Modulation (PS-SWM) for Modular Multilevel Converter (MMC) and [11] DC Transformer for Medium Voltage Applications," IEEE Trans. Power Electron., vol. 34, no. 7, 2019, doi: 10.1109/TPEL.2018.2885278.
- [12] V. Karthikeyan, S. Kumaravel, and G. Gurukumar, "High Step-Up Gain DC-DC Converter with Switched Capacitor and Regenerative Boost Configuration for Solar PV Applications," IEEE Trans. Circuits Syst. II Express Briefs, vol. 66, no. 12, 2019, doi: 10.1109/TCSII.2019.2892144.
- G. Buticchi, D. Barater, E. Lorenzani, C. Concari, and G. Franceschini, "A nine-level grid-connected converter topology for single-[13] phase transformerless PV systems," IEEE Trans. Ind. Electron., vol. 61, no. 8, 2014, doi: 10.1109/TIE.2013.2286562.
- T. Wanjekeche, D. V. Nicolae, and A. A. Jimoh, "Modeling and control of a cascaded NPC/H-bridge inverter with LCL filter in [14] PV- grid application," in 2010 9th International Power and Energy Conference, IPEC 2010, 2010, doi: 10.1109/IPECON.2010.5697154.